## ARM Instruction Set

 Quick Reference Card| Key to Tables |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | \{cond\} <br> <Oprnd2> <br> \{field\} <br> S <br> B <br> H <br> T <br> <a_mode2> <br> <a_mode2P> <br> <a_mode3> <br> <a_mode4L> <br> <a_mode4S> <br> <a_mode5> <br> \#32bit_Imm <br> <reglist> | Refer to Table Condition Field \{cond\} <br> Refer to Table Oprnd2 <br> Refer to Table Field <br> Sets condition codes (optional) <br> Byte operation (optional) <br> Halfword operation (optional) <br> Forces address translation. Cannot be used with pre-indexed addresses <br> Refer to Table Addressing Mode 2 <br> Refer to Table Addressing Mode 2 (Privileged) <br> Refer to Table Addressing Mode 3 <br> Refer to Table Addressing Mode 4 (Load) <br> Refer to Table Addressing Mode 4 (Store) <br> Refer to Table Addressing Mode 5 <br> A 32-bit constant, formed by right-rotating an 8-bit value by an even number of bits A comma-separated list of registers, enclosed in braces ( $\{$ and \} ) |  |  |  |
| Operation |  | Assembler | S updates | Action | Notes |
| Move | Move <br> NOT <br> SPSR to register CPSR to register register to SPSR register to CPSR immediate to SPSR flags immediate to CPSR flags |  | $\begin{array}{lll} \mathrm{N} & \mathrm{Z} & \mathrm{C} \\ \mathrm{~N} & \mathrm{Z} & \mathrm{C} \end{array}$ | $\begin{aligned} & \text { Rd:= <Oprnd2> } \\ & \text { Rd:= 0xFFFFFFFF EOR <Oprnd2> } \\ & \text { Rd:= SPSR } \\ & \text { Rd:= CPSR } \\ & \text { SPSR:= Rm } \\ & \text { CPSR:= Rm } \\ & \text { SPSR:= \#32-bit_Imm } \\ & \text { CPSR:= \#32-bit_Imm } \end{aligned}$ | Architecture 3, 3M and 4 only Architecture 3, 3M and 4 only Architecture 3, 3M and 4 only Architecture 3, 3M and 4 only Architecture 3, 3M and 4 only Architecture 3, 3M and 4 only |
| ALU | Arithmetic <br> Add with carry <br> Subtract with carry reverse subtract reverse subtract with carry <br> Multiply accumulate unsigned long unsigned accumulate long <br> signed long <br> signed accumulate long <br> Compare negative <br> Logical <br> Test <br> Test equivalence <br> AND <br> EOR <br> ORR <br> Bit Clear <br> Shift/Rotate |  |  |  | Not in Architecture 1 <br> Not in Architecture 1 <br> Architecture $3 M$ and 4 only <br> Architecture $3 M$ and 4 only <br> Architecture $3 M$ and 4 only <br> Architecture $3 M$ and 4 only <br> See Table Oprnd2 |

## ARM Instruction Set

## Quick Reference Card

| Operation |  | Assembler | Action | Notes |
| :---: | :---: | :---: | :---: | :---: |
| Branch | Branch with link and exchange instruction set | B \{cond\} label BL\{cond\} label BX\{cond\} Rn | R15:= address of label <br> R14:=R15-4, R15:= address of label <br> R15:=Rn, T bit:= Rn[0] | Address calculated pc-relative <br> Architecture 4 with Thumb only to Thumb state; $\operatorname{Rn}[0]=1$ <br> to ARM state; $\operatorname{Rn}[0]=0$ |
| Load | Word <br> with user-mode privilege Byte <br> with user-mode privilege signed <br> Halfword <br> signed <br> Multiple <br> Block data operations Increment Before Increment After Decrement Before Decrement After <br> Stack operations and restore CPSR User registers | ```LDR{cond} Rd, <a_mode2> LDR{cond}T Rd, <a_mode2P> LDR{cond}B Rd, <a_mode2> LDR{cond}BT Rd, <a_mode2P> LDR{cond}SB Rd, <a_mode3> LDR{cond}H Rd, <a_mode3> LDR{cond}SH Rd, <a_mode3> LDM{cond}IB Rd{!}, <reglist>{^} LDM{cond}IA Rd{!}, <reglist>{^} LDM{cond}DB Rd{!}, <reglist>{^} LDM{cond}DA Rd{!}, <reglist>{^} LDM{cond}<a_mode4L> Rd{!}, <reglist> LDM{cond}<a_mode4L> Rd{!}, <reglist+pc>^ LDM{cond}<a_mode4L> Rd, <reglist>^``` | Rd:= [address] <br> $\mathrm{Rd}:=$ [byte value from address] <br> Loads bits 0 to 7 and sets bits $8-31$ to 0 <br> $\mathrm{Rd}:=$ [signed byte value from address] Loads bits 0 to 7 and sets bits $8-31$ to bit 7 <br> $\mathrm{Rd}:=$ [halfword value from address] <br> Loads bits 0 to 15 and sets bits $16-31$ to 0 <br> $\mathrm{Rd}:=$ [signed halfword value from address] <br> Loads bits 0 to 15 and sets bits 16-31 to bit 15 <br> Stack manipulation (pop) | Architecture 4 only <br> Architecture 4 only <br> Architecture 4 only <br> ! sets the W bit (updates the base register after the transfer) ${ }^{\wedge}$ sets the S bit <br> ! sets the W bit (updates the base register after the transfer) |
| Store | Word <br> with user-mode privilege <br> Byte <br> with user-mode privilege <br> Halfword <br> Multiple <br> Block data operations Increment Before <br> Increment After <br> Decrement Before <br> Decrement After <br> Stack operations <br> User registers | ```STR{cond} Rd, <a_mode2> STR{cond}T Rd, <a_mode2P> STR{cond}B Rd, <a_mode2> STR{cond}BT Rd, <a_mode2P> STR{cond}H Rd, <a_mode3> STM{cond}IB Rd{!}, <reglist>{^} STM{cond}IA Rd{!}, <reglist>{^} STM{cond}DB Rd{!}, <reglist>{^} STM{cond}DA Rd{!}, <reglist>{^} STM{cond}<a_mode4S> Rd{!}, <reglist> STM{cond}<a_mode4S> Rd{!}, <reglist>^``` | [address]:= Rd <br> [address]:= byte value from Rd <br> [address]:= halfword value from Rd <br> Stack manipulation (push) | Architecture 4 only <br> ! sets the W bit (updates the base register after the transfer) ${ }^{\wedge}$ sets the S bit |
| Swap | Word Byte | SWP $\{$ cond $\} \operatorname{Rd}, \mathrm{Rm}, \quad[\mathrm{Rn}]$ $\mathrm{SWP}\{$ cond $\} \mathrm{Bd}, \mathrm{Rm}, \quad[\mathrm{Rn}]$ |  | Not in Architecture 1 or 2 Not in Architecture 1 or 2 |
| Coprocessors | Data operations <br> Move to ARM reg from coproc <br> Move to coproc from ARM reg <br> Load <br> Store | ```CDP{cond} p<cpnum>, <op1>, CRd, CRn, CRm, <op2> MRC{cond} p<cpnum>, <op1>, Rd, CRn, CRm, <op2> MCR{cond} p<cpnum>, <op1>, Rd, CRn, CRm, <op2> LDC{cond} p<cpnum>, CRd, <a_mode5> STC{cond} p<cpnum>, CRd, <a_mode5>``` |  | Not in Architecture 1 |
| Software Interrupt |  | SWI 24bit_Imm | Causes a software interrupt processor exception | 24-bit immediate value encoded within the instruction. |

## ARM Addressing Modes

## Quick Reference Card

## Addressing Mode 2

Immediate offset
Register offset
Scaled register offset

Pre-indexed offset
Immediate
Register
Scaled register

Post-indexed offset
Immediate
Register
Scaled register


Addressing Mode 2 (Privileged)
Immediate offset
Register offset
Scaled register offset

Post-indexed offset
Immediate
Register
Scaled register
[Rn, \#+/-12bit_Offset]
$[R n,+/-R m]$
[Rn, +/-Rm, LSL \#5bit_shift_imm] [Rn, +/-Rm, LSR \#5bit_shift_imm] [Rn, +/-Rm, ASR \#5bit_shift_imm] [Rn, +/-Rm, ROR \#5bit_shift_imm] [ $\mathrm{Rn}, \mathrm{+} /-\mathrm{Rm}, \mathrm{RRX}$ ]
[Rn], \#+/-12bit_Offset
[Rn], +/-Rm
[Rn], +/-Rm, LSL \#5bit_shift_imm [Rn], +/-Rm, LSR \#5bit_shift_imm [Rn], +/-Rm, ASR \#5bit_shift_imm [Rn], +/-Rm, ROR \#5bit_shift_imm
[Rn, +/-Rm, RRX]

Addressing Mode 4 (Load)

| Addressing Mode |  | Stack Type |  |
| :--- | :--- | :--- | :--- |
| IA | Increment After | FD | Full Descending |
| IB | Increment Before | ED | Empty Descending |
| DA | Decrement After | FA | Full Ascending |
| DB | Decrement Before | EA | Empty Ascending |


| Addressing Mode 4 (Store) |  |  |  |
| :--- | :--- | :--- | :--- |
| Addressing Mode |  | Stack Type |  |
| IA | Increment After | EA | Empty Ascending |
| IB | Increment Before | FA | Full Ascending |
| DA | Decrement After | ED | Empty Descending |
| DB | Decrement Before | FD | Full Descending |


| Oprnd2 |  |
| :---: | :--- |
| Immediate value | \#32bit_Imm |
| Logical shift left | Rm LSL \#5bit_Imm |
| Logical shift right | Rm LSR \#5bit_Imm |
| Arithmetic shift right | Rm ASR \#5bit_Imm |
| Rotate right | Rm ROR \#5bit_Imm |
| Register | Rm |
| Logical shift left | Rm LSL Rs |
| Logical shift right | Rm LSR Rs |
| Arithmetic shift right | Rm ASR Rs |
| Rotate right | Rm ROR Rs |
| Rotate right extended | Rm RRX |


| Field |  |  |
| :---: | :--- | :--- |
| Suffix | Sets |  |
| -c | Control field mask bit | (bit 3) |
| - f | Flags field mask bit | (bit 0) |
| -s | Status field mask bit | (bit 1) |
| _x | Extension field mask bit | (bit 2) |


| Condition Field \{cond \} |  |
| :---: | :--- |
| Suffix | Description |
| EQ | Equal |
| NE | Not equal |
| CS | Unsigned higher or same |
| CC | Unsigned lower |
| MI | Negative |
| PL | Positive or zero |
| VS | Overflow |
| VC | No overflow |
| HI | Unsigned higher |
| LS | Unsigned lower or same |
| GE | Greater or equal |
| LT | Less than |
| GT | Greater than |
| LE | Less than or equal |
| AL | Always |

