LPCOpen Platform for LPC18XX/43XX microcontrollers
18XX43XX
LPCOpen Platform for the NXP LPC18XX/43XX family of Microcontrollers
Main Page
Modules
Data Structures
Files
File List
Globals
software
lpc_core
lpc_chip
chip_18xx_43xx
config_43xx
cmsis_43xx.h
Go to the documentation of this file.
1
/*
2
* @brief Basic CMSIS include file for LPC43XX
3
*
4
* @note
5
* Copyright(C) NXP Semiconductors, 2013
6
* All rights reserved.
7
*
8
* @par
9
* Software that is described herein is for illustrative purposes only
10
* which provides customers with programming information regarding the
11
* LPC products. This software is supplied "AS IS" without any warranties of
12
* any kind, and NXP Semiconductors and its licensor disclaim any and
13
* all warranties, express or implied, including all implied warranties of
14
* merchantability, fitness for a particular purpose and non-infringement of
15
* intellectual property rights. NXP Semiconductors assumes no responsibility
16
* or liability for the use of the software, conveys no license or rights under any
17
* patent, copyright, mask work right, or any other intellectual property rights in
18
* or to any products. NXP Semiconductors reserves the right to make changes
19
* in the software without notification. NXP Semiconductors also makes no
20
* representation or warranty that such application will be suitable for the
21
* specified use without further testing or modification.
22
*
23
* @par
24
* Permission to use, copy, modify, and distribute this software and its
25
* documentation is hereby granted, under NXP Semiconductors' and its
26
* licensor's relevant copyrights in the software, without fee, provided that it
27
* is used in conjunction with NXP Semiconductors microcontrollers. This
28
* copyright, permission, and disclaimer notice must appear in all copies of
29
* this code.
30
*/
31
32
#ifndef __CMSIS_43XX_M0_H_
33
#define __CMSIS_43XX_M0_H_
34
35
#ifndef __CMSIS_H_
36
#error "cmsis_43xx.h should not be included directly use cmsis.h instead"
37
#endif
38
39
#ifdef __cplusplus
40
extern
"C"
{
41
#endif
42
48
#if defined(__ARMCC_VERSION)
49
#pragma diag_suppress 2525
50
#pragma push
51
#pragma anon_unions
52
#elif defined(__CWCC__)
53
#pragma push
54
#pragma cpp_extensions on
55
#elif defined(__GNUC__)
56
/* anonymous unions are enabled by default */
57
#elif defined(__IAR_SYSTEMS_ICC__)
58
#pragma language=extended
59
#else
60
#error Not supported compiler type
61
#endif
62
67
#define __CM4_REV 0x0001
68
#define __MPU_PRESENT 1
69
#define __NVIC_PRIO_BITS 3
70
#define __Vendor_SysTickConfig 0
71
#define __FPU_PRESENT 1
81
typedef enum {
82
/* ------------------------- Cortex-M4 Processor Exceptions Numbers ----------------------------- */
83
Reset_IRQn
= -15,
84
NonMaskableInt_IRQn
= -14,
85
HardFault_IRQn
= -13,
86
MemoryManagement_IRQn
= -12,
87
BusFault_IRQn
= -11,
88
UsageFault_IRQn
= -10,
89
SVCall_IRQn
= -5,
90
DebugMonitor_IRQn
= -4,
91
PendSV_IRQn
= -2,
92
SysTick_IRQn
= -1,
94
/* --------------------------- LPC18xx/43xx Specific Interrupt Numbers ------------------------------- */
95
DAC_IRQn
= 0,
96
M0APP_IRQn
= 1,
97
DMA_IRQn
= 2,
98
RESERVED1_IRQn
= 3,
99
RESERVED2_IRQn
= 4,
100
ETHERNET_IRQn
= 5,
101
SDIO_IRQn
= 6,
102
LCD_IRQn
= 7,
103
USB0_IRQn
= 8,
104
USB1_IRQn
= 9,
105
SCT_IRQn
= 10,
106
RITIMER_IRQn
= 11,
107
TIMER0_IRQn
= 12,
108
TIMER1_IRQn
= 13,
109
TIMER2_IRQn
= 14,
110
TIMER3_IRQn
= 15,
111
MCPWM_IRQn
= 16,
112
ADC0_IRQn
= 17,
113
I2C0_IRQn
= 18,
114
I2C1_IRQn
= 19,
115
SPI_INT_IRQn
= 20,
116
ADC1_IRQn
= 21,
117
SSP0_IRQn
= 22,
118
SSP1_IRQn
= 23,
119
USART0_IRQn
= 24,
120
UART1_IRQn
= 25,
121
USART2_IRQn
= 26,
122
USART3_IRQn
= 27,
123
I2S0_IRQn
= 28,
124
I2S1_IRQn
= 29,
125
RESERVED4_IRQn
= 30,
126
SGPIO_INT_IRQn
= 31,
127
PIN_INT0_IRQn
= 32,
128
PIN_INT1_IRQn
= 33,
129
PIN_INT2_IRQn
= 34,
130
PIN_INT3_IRQn
= 35,
131
PIN_INT4_IRQn
= 36,
132
PIN_INT5_IRQn
= 37,
133
PIN_INT6_IRQn
= 38,
134
PIN_INT7_IRQn
= 39,
135
GINT0_IRQn
= 40,
136
GINT1_IRQn
= 41,
137
EVENTROUTER_IRQn
= 42,
138
C_CAN1_IRQn
= 43,
139
RESERVED6_IRQn
= 44,
140
ADCHS_IRQn
= 45,
141
ATIMER_IRQn
= 46,
142
RTC_IRQn
= 47,
143
RESERVED8_IRQn
= 48,
144
WWDT_IRQn
= 49,
145
M0SUB_IRQn
= 50,
146
C_CAN0_IRQn
= 51,
147
QEI_IRQn
= 52,
148
}
LPC43XX_IRQn_Type
;
149
154
typedef
LPC43XX_IRQn_Type
IRQn_Type
;
155
156
/* Cortex-M4 processor and core peripherals */
157
#include "core_cm4.h"
158
163
#ifdef __cplusplus
164
}
165
#endif
166
167
#endif
/* ifndef __CMSIS_43XX_M0_H_ */
Generated on Fri Feb 20 2015 21:29:42 for LPCOpen Platform for LPC18XX/43XX microcontrollers by
1.8.3.1